Average salary: SG$6,349 /monthly
More statsGet new jobs by email
8000 - 11000 SGD
...conducting, and follow-up MLC documentation (DMLC I & II) – preparation, submission for review, and LOR processing CSR (Continuous Synopsis Record) – applications as required and record maintenance Customer feedback – annual assimilation / analysis Lesson learnt...7000 - 14000 SGD
...Computer engineering with 7 years or more experience in a relevant field. 2. Familiarity with one or more VLSI design tools (Cadence, Synopsys, Mentor & Ansys) for Place & Route, Spice Simulation, DRC/LVS Physical Verification, Static Timing Analysis and Power Integrity 3....4000 - 10000 SGD
...and proficiency in hardware description languages such as Verilog/VHDL is preferred.◦ Or familiarity with EDA tools such as Cadence, Synopsys, etc., is preferred.◦ Or proficiency in programming languages like C/C++, Python for algorithm development or automation scripting.◦...7000 - 11000 SGD
...a high level of proficiency in interpretation of CALIBRE DRC, ERC, LVS, etc. reports Possess high-level proficiency/knowledge of Synopsys or CADENCE layout entry tools Programming skills in any of the following are a plus: Skill or Ample or Perl, etc. Strong technical...6000 - 8000 SGD
...~5 years or above experience in the area of layout design. ~ Knowledge in Electronic Design Automation (EDA) tools (e.g. Cadence, Synopsys, Mentor Graphic Calibre) ~ Knowledge in circuit reliability consideration for layout (e.g., ESD, latch-up, aging, EMIR) ~ Able to trouble...6000 - 8000 SGD
...Experience in Verilog HDL and VHDL RTL design, Logic Synthesis, DFT, ATPG, Timing Closure ~ Experience in using EDA tools from Cadence, Synopsys ~ Knowledge and working experience in one or more of the following: 1. Digital and mixed-signal design 2. USB interface...3500 - 6500 SGD
...of layout matching techniques (common centroid, interdigitation)Parasitic effects in high-speed designs ~ Hands-on experience with Synopsys Custom Compiler or Cadence Virtuoso (Layout XL / GXL)DRC/LVS tools (Mentor Calibre or equivalent) Good-to-Have: # Experience in...6000 - 8000 SGD
...planning, sensitive signal routing, current density and reliability considerations Familiar with SPICE simulation tool (e.g., Cadence spectre, Synopsys Custom Compiler, Calibre) · Strong Communication skills, high level of independence, self-motivation and good team player...4000 - 8000 SGD
...Verilog / System-Verilog - Digital design fundamentals (FSM, CDC, pipelining, timing) Experience with: - RTL simulation tools (Synopsys VCS / Cadence Xcelium) - Lint and CDC tools (SpyGlass / Jasper / Questa CDC) Preferred (Strong Advantage) Experience in high-speed...4500 SGD
.... Experience with SystemVerilog and UVM (academic or internship exposure preferred). Familiarity with simulation tools such as Synopsys VCS, Cadence Xcelium, or Mentor Questa. Basic understanding of DDR memory protocols and PHY architecture is a plus. Proficiency...5000 - 10000 SGD
...to coverage completion Strong communication and Analytical skills Understanding of HDL (Verilog, VHDL) Experience in using leading EDA software tools like Cadence/ Synopsys Ethos Search Associates Pte. Ltd. EA Licence No: 13C6655 EA Reg No: R1109557 Rose...5000 - 10000 SGD
...analysis, power and noise analysis and back-end verification across multiple projects. Proficient with backend design EDA tools, Synopsys ICC2 preferred Successfully track records of taping out complex SOC Working knowledge of deep sub-micron routing issues as they...5350 - 7500 SGD
...Responsibilities: 1. Study Design and Protocol Development (40%) Draft and refine clinical and translational protocols, including Synopsis, Study flow diagrams, Schedules of assessments (SoA), and biomarker sections Coordinate protocol input from PIs, Statisticians,...5000 - 9000 SGD
...-on experience in photonic simulation using software such as Lumerical / Rsoft, Electrical simulation using software such as Ansys / Synopsys / Silvaco and Layout drawing Preferred experience in high-speed devices (MOD / PD) design / characterization Experience in fabrication...5000 - 8000 SGD
...design flow and physical verification concepts Familiarity with EDA tools such as Cadence (Virtuoso), Mentor Graphics (Calibre), or Synopsys tools Strong analytical and problem-solving skills Good communication skills and willingness to learn EA:25C2690 R23115755...6500 - 13000 SGD
...Verification team for debugging and achieving Coverage closure; collaborate with the Backend/Mid-end teams to support Synthesis, SDC (Synopsys Design Constraints) generation, STA (Static Timing Analysis), and power optimization. 5. Low Power Design: Participate in the...3000 - 3400 SGD
...(process event bookings in programme platform, respond to event enquiries from vendors and advisers, liaise with vendors on programme synopsis and assist with programme updates within platform. ) Handle various administrative tasks and other related matters as required....- ...Category Engineering Hire Type Employee Job ID 16434 Remote Eligible No Date Posted 03.18.2026 We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving...
5500 - 9500 SGD
...power mesh planning, critical block placement, critical signal routing, matching and top-down integration flow. Proficient in Cadence/Synopsys layout editor and physical verification tools; analytical and skillful in debugging physical verification such as RC/LVS/ERC/ANT/PERC...5000 - 10000 SGD
...Job Description Responsible to perform transistor level Static Timing Analysis (Synopsys Nanotime) for complex custom design and mixed signal circuit Responsible for developing timing models (NLDM, CCS and LVF) for advanced technology nodes mixed signal circuits and complex...7000 - 15000 SGD
...and verification for digital ICs. Support design verification tasks. Conduct circuit simulations and analysis using Cadence, Synopsys, and Mentor Graphics tools . Assist layout engineers with floor planning. Analyze and debug silicon failures, suggesting design...- ...transportation, storage, and refining assets currently used—or potentially used in the future—by ST&S RPT, including global LNG assets. Role Synopsis The team consists of industry guides specializing in the quality and quantity management of hydrocarbons and biofuels. The team...
7000 - 15000 SGD
...Knowledge of low-power design techniques and power integrity issues is a plus. Familiarity with industry-standard EDA tools from Synopsys, Cadence, or Siemens. Excellent problem-solving skills and a strong team-oriented mindset. Effective communication skills and the...4500 - 9500 SGD
...Signoff checks (DRC/LVS/ANT/ERC) and debugging ~ Timing closure collaboration with STA team ~ Hands-on experience with tools such as Synopsys ICC2, Cadence Innovus, Calibre, Voltus. ~ Experience in integrating high-speed IPs (e.g., SerDes, PHYs) into SoC or chiplet...5000 - 7000 SGD
...THIS IS A 2-YEARS RENEWABLE / CONVERTIBLE CONTRACT ROLE Job Synopsis The jobholder will be part of a team that conceptualises, strategies and develops a world-class NS-themed gallery (NSG) opening in 2028. The NSG aims to be a world-class gallery that impart audiences...- ...ground surveillance Update the Security Department of incidents within 2 hours of occurrence via official mobile application group (Synopsis) Create Incident Report (HIR), Glitch Report, and record in Daily Occurrence Summary for all incidents Ensure all handing over...
7000 - 12500 SGD
...Computer Engineer. More than 8 years of relevant working experience. Experience in physical design with tape-outs. Knowledge of complete Netlist-to-GDS flow, Synopsys/Cadence tools like ICC2 or Innovus. Good in script programming with Perl, TCL/TK or other languages....5000 - 7000 SGD
...Utilize CMOS analog design fundamentals to create efficient and scalable analog circuit components. Operate Cadence Virtuoso or Synopsys Custom Compiler environments to perform custom IC design and layout tasks. Conduct circuit simulations and verification using HSPICE...5500 - 9500 SGD
...Engineering • High-speed NPU/GPU/CPU Subsystem RTL Integration experience or IP/Block/SoC Design experience is preferred • Experience with Synopsys ICC2/FC (preferred) or Cadence Innovus tools from netlists to GDS • Experience in high-speed processor implementation/power...6000 - 9000 SGD
...educational institutes for similar subjects is strongly preferred. Interest in developing new courses in your specialization. Providing 2-3 synopsis of courses you are keen to teach (have or have not taught) is strongly encouraged. Demonstrated potential for scholarship in a...